## Computer Memory Test Labs
### Intel® Advanced Tested Final Report

**MOTHERBOARD** | **MANUFACTURER** | **CHIPSET** | **TEST NUMBER** | **TEST STATUS**
--- | --- | --- | --- | ---
D54250WYB/D54250WYK | Intel | Intel® QM87 | 021820 | PASSED

### MEMORY MODULE INFORMATION

| Manufacturer Name | Kingston |
| Manufacturer Part # | KVR16LS11/4 |
| DRAM Manufacturer | Elpida |
| DRAM Part # | EDJ4208EBBG-GN-F rev B |
| Module Config | 512M x 64 |
| Module Size | 4GB |
| PCB Part # | NTIPC00158P rev P |
| PCB Layer Count | 6 Layer |
| Module Information | Unbuffered 1.35V Non-ECC 1600Mhz DDR3 SODIMM |

**CMTL Part #:** *KIN364*

**Environment Code:** RoHS

**Low Profile:** Yes

**Cas Latency:** 11

**Bank:** 1

**Assembly Type:** JEDEC Single Board/Non Stacked

### SYSTEM INFORMATION

#### MINIMUM SYSTEM INFORMATION

- Minimum System: D54250WYB/D54250WYK
- Serial Numbe: GEWY334005E
- Board Revision: H13922-301
- Bios Memory Coun: 4GB
- Processor Code: Intel® Core™ i5-4250 @ 1.30GHz
- Bios at time of test: WYLPT10H.86A.0018.2013.0918.2135
- RST PRO Count: 4G/510M

#### MAXIMUM SYSTEM INFORMATION

- Maximum System: D54250WYB/D54250WYK
- Serial Numbe: GEWY334005N4
- Board Revision: H13922-301
- Bios Memory Coun: 8GB
- Processor Code: Intel® Core™ i5-4250 @ 1.30GHz
- Bios at time of test: WYLPT10H.86A.0018.2013.0918.2135
- R.S.T PRO Count: 8G/510M

### TESTING DETAILS

<table>
<thead>
<tr>
<th>TEST NUMBER</th>
<th>TEST STATUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>021820</td>
<td>PASSED</td>
</tr>
</tbody>
</table>

**55°C Temperature / Standard Voltage**

- Start Date: 10/10/2013
- Stop Date: 10/11/2013
- Insertion Test: Pass
- SPD Check: Pass
- Minimum Load: Pass
- Maximum Load: Pass
- S0 ~ S5 Test: Pass
- Power Cycle Test: Pass
- Test Card Version: R.S.T Premium v6.05

Microsoft Windows-7 64bit version is used as it support over 4GB memory and must support target chipset/CPU platform. All board drivers must be loaded when drivers are available on Intel web site. Front panel power cycling test, ACPI S3 sleep state cycling test, and Hibernate S4/S5 state cycling test is done up to 20 cycle each when the board support it. At least 2 loops of all test under R.S.T PRO3 to be completed.

### Test Notes:

- Min configuration, 5 Loops Passed, 0 Error; Memory speed running @ 1600MHz
- Max configuration, 5 Loops Passed, 0 Error; Memory speed running @ 1600MHz